



## 1K BIT SERIAL CMOS EEPROM

- HIGHLY RELIABLE CMOS FLOATING GATE TECHNOLOGY.
- SINGLE 5-VOLT SUPPLY
- EIGHT PIN PACKAGE.
- 64 × 16 OR 128 × 8 USER SELECTABLE SERIAL MEMORY
- COMPATIBLE WITH GENERAL INSTRUMENT GI 5911
- SELF TIMED PROGRAMMING CYCLE
- WORD AND CHIP ERASABLE
- 10,000 ERASE/WRITE CYCLES.
- TEN YEARS DATA RETENTION
- POWER-ON DATA PROTECTION



### PIN NAMES


|                 |                    |
|-----------------|--------------------|
| CS              | CHIP SELECT        |
| CLK             | CLOCK INPUT        |
| DI              | SERIAL DATA INPUT  |
| DO              | SERIAL DATA OUTPUT |
| ORG             | ORGANIZATION INPUT |
| R/B             | READY/BUSY OUTPUT  |
| V <sub>CC</sub> | +5V POWER SUPPLY   |
| GND             | GROUND             |



### PIN DESCRIPTION

| Name            | No | Description   |
|-----------------|----|---|
| CS              | 1  | Chip Select   |
| CLK             | 2  | Clock Input   |
| DI              | 3  | Serial Data Input   |
| DO              | 4  | Serial Data Output  |
| GND             | 5  | Ground  |
| ORG             | 6  | Memory Array Organization Selection Input. When the ORG pin is connected to +5, the 64 × 16 organization is selected. When it is connected to ground, the 128 × 8 organization is selected. If the ORG pin is left unconnected, then an internal pull up device will select the 64 × 16 organization. |
| RDY/BUSY        | 7  | Status Output   |
| V <sub>CC</sub> | 8  | +5V Power Supply  |

**BLOCK DIAGRAM**



**INSTRUCTION SET**

| Instruction | Start bit | Opcode | Address                        |                                | Data                           |                                 | Comments                                       |
|-------------|-----------|--------|--------------------------------|--------------------------------|--------------------------------|---------------------------------|--|
|             |           |        | 128 x 8                        | 64 x 16                        | 128 x 8                        | 64 x 16                         |  |
| READ        | 1         | 1000   | A <sub>6</sub> -A <sub>0</sub> | A <sub>5</sub> -A <sub>0</sub> |                                |                                 | Read Address A <sub>N</sub> -A <sub>0</sub>    |
| PROGRAM     | 1         | x 100  | A <sub>6</sub> -A <sub>0</sub> | A <sub>5</sub> -A <sub>0</sub> | D <sub>7</sub> -D <sub>0</sub> | D <sub>15</sub> -D <sub>0</sub> | Program Address A <sub>N</sub> -A <sub>0</sub> |
| PEN         | 1         | 0011   | 0000000                        | 000000                         |                                |                                 | Program Enable                                 |
| PDS         | 1         | 0000   | 0000000                        | 000000                         |                                |                                 | Program Disable                                |
| ERAL        | 1         | 0010   | 0000000                        | 000000                         |                                |                                 | Erase All Addresses                            |
| WRAL        | 1         | 0001   | 0000000                        | 000000                         | D <sub>7</sub> -D <sub>0</sub> | D <sub>15</sub> -D <sub>0</sub> | Program All Addresses                          |

**DI/DO:** It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation, if A<sub>0</sub> is a logic high level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A<sub>0</sub>. The higher the current sourcing capability

of A<sub>0</sub>, the higher the voltage at the Data Out pin.

**POWER-ON DATA PROTECTION CIRCUITRY:** During power-up all modes of operation are inhibited until V<sub>CC</sub> has reached a level of between 2.8 and 3.5 volts. During power-down the source data protection circuitry acts to inhibit all modes when V<sub>CC</sub> has fallen below the voltage range of 2.8 to 3.5 volts.

**ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Parameter                                | Value                              | Unit |
|------------------|--|------------------------------------|------|
| V <sub>CC</sub>  | Supply voltage                           | + 7                                | V    |
|                  | Voltage on any input pin                 | GND - 0.3 to + 7                   | V    |
|                  | Voltage on any output pin                | V <sub>CC</sub> + 0.3<br>GND - 0.3 | V    |
| T <sub>STG</sub> | Storage temperature range                | - 65 to + 150                      | °C   |
|                  | Lead temperature (Soldering: 10 seconds) | + 300                              | °C   |

**READ OPERATION****DC CHARACTERISTICS**

$T_{amb} = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  for CP,  $T_{amb} = -40$  to  $+85^{\circ}\text{C}$  for VP,  $V_{CC} = 5\text{V} \pm 10\%$  (Unless otherwise specified)

| Symbol    | Parameter              | Test Conditions  | Values |      |              | Unit          |
|-----------|------------------------|--|--------|------|--------------|---------------|
|           |                        |  | Min.   | Typ. | Max.         |               |
| $V_{CC}$  | Operating voltage      |  | 4.5    |      | 5.5          | V             |
| $I_{CC1}$ | Operating current      | $V_{CC} = 5.5\text{V}$ , CS = $V_{IH}$<br>CP range<br>VP range |        |      | 4<br>4       | mA            |
| $I_{CC2}$ | Standby current        | $V_{CC} = 5.5\text{V}$ , CS = DI =<br>SK = GND + 0.1V)         |        |      | 100          | $\mu\text{A}$ |
| $V_{IL}$  | Input low voltage      |  | -0.1   |      | 0.8          | V             |
| $V_{IH}$  | Input high voltage     |  | 2.0    |      | $V_{CC} + 1$ | V             |
| $V_{OL}$  | Output low voltage     | $I_{OL} = 2.1\text{mA}$  |        |      | 0.4          | V             |
| $V_{OH}$  | Output high voltage    | $I_{OH} = -400\mu\text{A}$                                     | 2.4    |      |              | V             |
| $I_{LI}$  | Input leakage current  | $V_{in} = 5.5\text{V}$   |        |      | 10           | $\mu\text{A}$ |
| $I_{LO}$  | Output leakage current | $V_{out} = 5.5\text{V}$ , CS = 0                               |        |      | 10           | $\mu\text{A}$ |

**AC CHARACTERISTICS**

$(T_{amb} = 0^{\circ}$  to  $70^{\circ}\text{C}$  for CP,  $T_{amb} = -40$  to  $+85^{\circ}\text{C}$  for VP,  $V_{CC} = 5\text{V} \pm 10\%$  (Unless otherwise specified)

| Symbol                 | Parameter                             | Test Conditions  | Values |      |            | Unit          |
|------------------------|---------------------------------------|--|--------|------|------------|---------------|
|                        |                                       |  | Min.   | Typ. | Max.       |               |
|                        | SK max (Maximum frequency)            |  |        |      | 250        | KHz           |
|                        | SK duty cycle                         |  | 25     | 50   | 75         | %             |
| $T_{CSS}$              | CS setup time                         |  | 0.2    |      |            | $\mu\text{s}$ |
| $T_{CSH}$              | CS hold time                          |  | 0      |      |            | $\mu\text{s}$ |
| $T_{DIS}$              | DI Setup time                         |  | 0.4    |      |            | $\mu\text{s}$ |
| $T_{DIH}$              | Data input hold time                  |  | 0.4    |      |            | $\mu\text{s}$ |
| $T_{CPW}$              | CLK pulse width                       |  | 2.0    |      |            | $\mu\text{s}$ |
| $T_{PD1}$<br>$T_{PD0}$ | Data output delay                     | CL = 100pF, $V_{OL} = 0.8\text{V}$ ,<br>$V_{OH} = 2.0\text{V}$ and<br>$V_{IH} = 2.4\text{V}$ , $V_{IL} = 0.45\text{V}$ |        |      | 2.0<br>2.0 | $\mu\text{s}$ |
| $t_{PR}$               | Status low time<br>(programming time) |  |        |      | 10         | ms            |

FIG. 1 - SYNCHRONOUS DATA TIMINGS






FIG. 2 - READ MODE



The READ instruction is the only instruction which outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the memory register into a serial-out shift register. A dummy bit (logical "0") precedes the data output string. The output data changes during the high states of the system clock.

| Organization | A <sub>N</sub> | D <sub>N</sub>  |
|--------------|----------------|-----------------|
| 128 × 8      | A <sub>6</sub> | D <sub>7</sub>  |
| 64 × 16      | A <sub>5</sub> | D <sub>15</sub> |

FIG. 3 - PROGRAM MODE



S - 10631

The PROGRAM instruction is followed by either eight or sixteen bits of data, which are to be written into the specified address.

After the last data bit (DO) has been shifted into the data register the contents of the specified address will be erased and the new data written to the same address.


During the automatic erase/write sequence the RDY/BUSY output will go low for the duration of the automatic programming cycle as indicated by tp.

During a program cycle the internal erase and write operations occur automatically and are self-timed on the device. A single memory location may also be erased by programming that address with all "1's".

| Organization | A <sub>N</sub> | D <sub>N</sub>  |
|--------------|----------------|-----------------|
| 128 × 8      | A <sub>6</sub> | D <sub>7</sub>  |
| 64 × 16      | A <sub>5</sub> | D <sub>15</sub> |




FIG. 5b - ERAL (Erase all) MODE for 64 x 16 Organization



Entire chip erasing is provided for ease of clearing the whole memory and is implemented with the ERAL (erase all registers) instruction.

Erasing the chip means that all registers in the memory array have each bit set to a 1.

FIG. 6 - WRAL MODE



The WRAL instruction is followed by either eight or sixteen bits of data. After the last data bit (D<sub>0</sub>) has been shifted into the data register the contents of all addresses will be erased and the new data written to all addresses. The pre-erasing and writing of new data occur automatically and are self-timed on-chip.

RDY/DUSY output will low for the duration of the automatic programming cycle as indicated by t<sub>p</sub>.

During the automatic erase/write sequence the

| Organization | A <sub>N</sub> -A <sub>0</sub> | D <sub>N</sub>  |
|--------------|--------------------------------|-----------------|
| 128 x 8      | 0000000                        | D <sub>7</sub>  |
| 64 x 16      | 000000                         | D <sub>15</sub> |

**ORDERING INFORMATION**

| Part Number | Max Frequency | Supply Voltage | Temp. Range  | Package |
|-------------|---------------|----------------|--------------|---------|
| TS59C11CP   | 250 KHz       | 5V ± 10%       | 0 to +70°C   | DIP-8   |
| TS59C11VP   | 250 KHz       | 5V ± 10%       | -40 to +85°C | DIP-8   |

**PACKAGE MECHANICAL DATA**  
8-PIN PLASTIC DIP

